

772

FEATURES


- Full STD BUS Compatibility
- Binary Data Format
- Fixed Point 16 and 32 Bit Operations
- Floating Point 32 Bit Operations
- Add, Subtract, Multiply and Divide
- Trigonometric and Inverse Trigonometric Functions
- Square Root, Logarithms, Exponentials
- Floating to Fixed and Fixed to Floating Conversions
- Stack Oriented Operand Storage
- Software Programmable Vectored or Polling Type Interrupts
- Customer Selectable Port Address
- Voltage Requirements: +5V, +12V

GENERAL DESCRIPTION

The ISB-3600 is a STD BUS Arithmetic Processor card that provides a STD BUS Microprocessor System with high-speed arithmetic and trigonometric computation capability. The card will operate with either the Z80 based ISB-3100 or the 8085 based ISB-3110 Central Processor Cards.

Using a monolithic MOS/LSI device, the card provides high performance fixed and floating point arithmetic operations and a variety of floating point trigonometric and mathematical operations. Operands are pushed onto an internal stack and a command is issued to perform operations on the data in the stack. Results are then available to be retrieved from the stack or additional commands may be entered.

The Arithmetic card uses 4 consecutive I/O address locations. The 4 address locations are decoded from the lower 2 address bits. The top 6 address bits are customer assignable.



ISB-3600




FIGURE 1. ISB-3600 Block Diagram

SPECIFICATIONS

Word Size:	8 Bits
Arithmetic Functions:	Arithmetic/Trigonometric/Exponential Functions with both fixed and floating point operations
I/O Address Selection:	Lowest Port Address Selectable within the Range of 00 and FC, in Increments of 4
Interface:	All Address, Data, and Command Signals are TTL Compatible
Power Requirements:	+5 VDC at 0.42 Amp max. +12 VDC at 0.09 Amp max.
Mating Connectors:	See Table 1
Card Dimensions:	Height 6.5 inches (16.51 cm) Width 4.48 inches (11.38 cm) Thickness: 0.442 inches (1.122 cm)

ENVIRONMENTAL REQUIREMENTS

Operating Temperature:	0° to 55°C
Storage Temperature:	-40° to 80°C
Relative Humidity:	0% to 90% without condensation




FIGURE 2. ISB-3600 Physical Card Dimensions

TABLE 1. ISB-3600 Compatible Mating Connectors

INTERFACE	NO. OF PINS	CENTERS	CONNECTOR TYPE	VENDOR	VENDOR PART NO.	KEYED
STD BUS	56	0.125 in.	Solder Tail	Viking Winchester	VH28/ICNK5 2HW D0-111	
STD BUS	56	0.125 in.	Wire Wrap	Viking Winchester	VH28/ICND5 HW28 D0-111	Between Pins 26 and 28

TABLE 2. ISB-3600 STD BUS Organization and Functional Specifications (With Pin Definitions)

The STD BUS pinout is organized into five functional groups:

Logic Power Bus	Pins 1–6
Data Bus	Pins 7–14
Address Bus	Pins 15–30
Control Bus	Pins 31–52
Auxiliary Power Bus	Pins 53–56

COMPONENT SIDE				CIRCUIT SIDE			
PIN	MNEMONIC	SIGNAL FLOW	DESCRIPTION	PIN	MNEMONIC	SIGNAL FLOW	DESCRIPTION
1	+5V	In	+5 Volts DC (Bussed)	2	+5V	In	+5 Volts DC (Bussed)
3	GND	In	Digital Ground (Bussed)	4	GND	In	Digital Ground (Bussed)
5	-5V	In	-5 Volts DC	6	-5V	In	-5 Volts DC
7	D3	In/Out	Low Order Data Bus	8	D7	In/Out	High Order Data Bus
9	D2	In/Out	Low Order Data Bus	10	D6	In/Out	High Order Data Bus
11	D1	In/Out	Low Order Data Bus	12	D5	In/Out	High Order Data Bus
13	D0	In/Out	Low Order Data Bus	14	D4	In/Out	High Order Data Bus
15	A7	Out	Low Order Address Bus	16	A15	Out	High Order Address Bus
17	A6	Out	Low Order Address Bus	18	A14	Out	High Order Address Bus
19	A5	Out	Low Order Address Bus	20	A13	Out	High Order Address Bus
21	A4	Out	Low Order Address Bus	22	A12	Out	High Order Address Bus
23	A3	Out	Low Order Address Bus	24	A11	Out	High Order Address Bus
25	A2	Out	Low Order Address Bus	26	A10	Out	High Order Address Bus
27	A1	Out	Low Order Address Bus	28	A9	Out	High Order Address Bus
29	A0	Out	Low Order Address Bus	30	A8	Out	High Order Address Bus
31	WR	Out	Write to Memory or I/O	32	RD	Out	Read to Memory or I/O
33	IORQ	Out	I/O Address Select	34	MEMRQ	Out	Memory Address Select
35	IOEXP	In/Out	I/O Expansion	36	MEMEX	In/Out	Memory Expansion
37	REFRESH	Out	Refresh Timing	38	MCSYNC	Out	CPU Machine Cycle Sync
39	STATUS 1	Out	CPU Status	40	STATUS 0	Out	CPU Status
41	BUSAK	Out	Bus Acknowledge	42	BUSRQ	In	Bus Request
43	INTAK	Out	Interrupt Acknowledge	44	INTRQ	In	Interrupt Request
45	WAITRQ	In	Wait Request	46	NMIRQ	In	Non-Maskable Interrupt
47	SYSRESET	Out	System Reset	48	PBRESET	In	Push Button Reset
49	CLOCK	Out	Clock from Processor	50	CNTRL	In	AUX Timing
51	PCO	Out	Priority Chain Out	52	PCI	In	Priority Chain In
53	AUX GND	In	AUX Ground (Bussed)	54	AUX GND	In	AUX Ground (Bussed)
55	AUX+V	In	AUX Positive (+12 Volts DC)	56	AUX-V	In	AUX Negative (-12 Volts DC)

TABLE 3. ISB-3600 STD BUS Signal Definitions

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
+5V	1 & 2	+5 Logic Voltage (V_{CC}) – Main logic voltage lines (+5 volts). Both pins are bussed together for current capacity.
GND	3 & 4	Logic Ground – Ground for logic power. Both pins are bussed together for current capacity.
-5V	5 & 6	-5 Logic Voltage – Both pins are bussed together for current capacity. (Not used on the ISB-3600).
D0-D7	7-14	Data Bus – An 8-Bit bidirectional tri-state bus. (Bidirectional means signals may flow either into or out of any card on the Bus). Direction of data is normally controlled by the processor card via the Control Bus. The data direction is normally affected by such signals as Read (RD), Write (WR) and Interrupt Acknowledge (INTAK). The Data Bus uses high-level active logic levels. All cards are required to release the bus to a high impedance state when not in use. The Processor card releases the data bus in response to Bus Request (BUSRQ) input from an alternate system controller, as in DMA transfers.
A0-A15	15-30	Address Bus – A 16-bit tri-state high-level active bus. The address will originate at the processor card or a bus controlling device. The processor card releases the Address Bus in response to a Bus Request (BUSRQ) input from an alternate controller. The Address Bus provides 16 address lines for decoding by either memory or I/O. Memory request (\overline{MEMRQ}) and I/O request (\overline{IORQ}) control lines are used to distinguish between the two operations. The ISB-3600 uses only the lower 8 bits during an I/O request operation.
WR	31	Write to Memory or I/O – A tri-state, active-low control line that indicates the BUS holds valid data to be written in the addressed memory or output device. The ISB-3600 is an I/O device only.
RD	32	Read from Memory or I/O – A tri-state, active-low control line that indicates the processor or other bus controlling device wants to read data from memory or an I/O device. The selected I/O device or memory should use this signal to gate data onto the BUS. The ISB-3600 is an I/O device only.
\overline{IORQ}	33	I/O Address Select – A tri-state, active-low processor output control line. \overline{IORQ} indicates that the address lines hold a valid I/O address for an I/O Read or Write.
MEMRQ	34	Memory Address Select – A tri-state, active-low memory request line. \overline{MEMRQ} indicates that the Address Bus holds a valid address for memory read or memory write operations. (Not used on the ISB-3600).
IOEXP	35	I/O Expansion – An active-low control signal used to expand or enable I/O Port addressing.
MEMEX	36	Memory Expansion – An active-low control signal used to expand or enable memory addressing. (Not used on the ISB-3600).
REFRESH	37	Dynamic Memory Refresh – a tri-state, active-low control line normally used to refresh dynamic memory. This signal is generated on the processor card. (Not used on the ISB-3600).
MCSYNC	38	Machine Cycle Sync – A tri-state, active-low processor output signal that occurs once during each processor machine cycle. (Machine cycle is defined as the sequence that involves Addressing, Data Transfer and Execution.) MCSYNC defines the beginning of the machine cycle. The ISB-3600 uses this line to start priority identification and wait state generation in an 8085 processor system.
STATUS 1	39	Status Control Line 1 – The ISB-3600 uses this line to start priority identification in a Z80 processor system.

TABLE 3. ISB-3600 STD BUS Signal Definitions (Continued)

SIGNAL	PIN NO.	FUNCTIONAL DESCRIPTION
STATUS 0	40	<i>Status Control Line 0</i> – Status Control lines provide timing information related to special cycle operations. (Not used on the ISB-3600).
BUSAK	41	<i>BUS Acknowledge</i> – An active-low output line. The processor responds to a <u>BUSRQ</u> by releasing the BUS and giving an Acknowledge signal on the <u>BUSAK</u> line. <u>BUSAK</u> occurs at the completion of the current machine cycle. (Not used on the ISB-3600).
BUSRQ	42	<i>Bus Request</i> – An active-low input line. A <u>BUSRQ</u> causes the processor to suspend operations on the BUS by releasing all tri-state BUS lines for use by another processor. The BUS is released once the current machine cycle is completed. (Not used on the ISB-3600).
INTAK	43	<i>Interrupt Acknowledge</i> – An active-low output line from the processor card that occurs in response to <u>(INTRO)</u> . It is used to tell the interrupting device that the processor card is ready to respond to the Interrupt. For vectored <u>interrupts</u> the vector address is placed on the Data Bus by the interrupting device during <u>INTAK</u> . The ISB-3600 will output a vector address on the Data Bus if it is the highest priority card.
INTRO	44	<i>Interrupt Request</i> – An active-low processor card input line that conditionally interrupts the program. It is masked and ignored by the processor unless deliberately enabled by a program instruction. If the processor accepts the interrupt, it acknowledges by dropping <u>INTAK</u> . If programmed, the ISB-3600 uses this line to interrupt the processor when it is done with an operation.
WAITRO	45	<i>Wait Request</i> – An active-low input line to the processor that suspends processor operations as long as it remains low. The processor will hold in a state that maintains a Valid Address on the Address Bus. The ISB-3600 generates wait requests during I/O requests.
NMIRO	46	<i>Non-Maskable Interrupt</i> – An active-low processor card interrupt input line of highest priority. (Not used on the ISB-3600).
SYSRESET	47	<i>System Reset</i> – An active-low output from the system reset circuit. The system reset circuit is triggered by power-on detection or by the pushbutton reset. The system reset bus line should be applied to all cards on the BUS that have latch circuits requiring initialization. On the ISB-3600, the APU, Interrupt Logic, Wait Request Logic and Lock Out Logic is reset.
PBRESET	48	<i>Push Button Reset</i> – An active-low input line to the system reset circuit. (Not used on the ISB-3600).
CLOCK	49	<i>Clock From Processor</i> – A buffered processor clock signal used for system synchronization or as a general clock source. The ISB-3600 uses this line to control the wait state generation circuitry in an 8085 processor system.
CNTRL	50	<i>Control</i> – An external clock input for special clock timing. (Not used on the ISB-3600).
PCO	51	<i>Priority Chain Output (Output, active-high)</i> – This signal is sent to the PCI input of the next lower card in the priority chain. A card that needs priority should hold PCO low.
PCI	52	<i>Priority Chain In (Input, active-high)</i> – This signal is provided directly from the PCO of the next higher card in the priority chain. A high level on PCI gives priority to the card sensing the PCI input.
AUX GND	53 & 54	<i>Auxiliary Ground</i> – Ground for AUX Power. Both pins bussed together for current capacity.
AUX +V	55	<i>Auxiliary Positive Voltage (+12 Volts DC)</i>
AUX -V	56	<i>Auxiliary Negative Voltage (-12 Volts DC)</i> – (Not used on the ISB-3600)

TABLE 4. ISB-3600 Arithmetic Command Summary


COMMAND MNEMONIC	COMMAND DESCRIPTION	COMMAND MNEMONIC	COMMAND DESCRIPTION
FIXED POINT 16 BIT		DERIVED FLOATING POINT FUNCTIONS (Continued)	
SADD	Add TOS to NOS. Result to NOS. Pop Stack.	LOG	Common Logarithm (base 10) of TOS. Result in TOS.
SSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.	LN	Natural Logarithm (base e) of TOS. Result in TOS.
SMUL	Multiply NOS by TOS. Lower half of result to NOS. Pop Stack.	EXP	Exponential (e^x) of TOS. Result in TOS.
SMUU	Multiply NOS by TOS. Upper half of result to NOS. Pop Stack.	PWR	NOS raised to the power in TOS. Result in NOS. Pop Stack.
SDIV	Divide NOS by TOS. Result to NOS. Pop Stack.	DATA MANIPULATION COMMANDS	
FIXED POINT 32 BIT		NOP	No Operation
DADD	Add TOS to NOS. Result to NOS. Pop Stack.	FIXS	Convert TOS from floating point to 16-bit fixed point format.
DSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.	FIXD	Convert TOS from floating point to 32-bit fixed point format.
DMUL	Multiply NOS by TOS. Lower half of result to NOS. Pop Stack.	FLTS	Convert TOS from 16-bit fixed point to floating point format.
DMUU	Multiply NOS by TOS. Upper half of result to NOS. Pop Stack.	FLTD	Convert TOS from 32-bit fixed point to floating point format.
DDIV	Divide NOS by TOS. Result to NOS. Pop Stack.	CHSS	Change sign of 16-bit fixed point operand on TOS.
FLOATING POINT 32 BIT		CHSD	Change sign of 32-bit fixed point operand on TOS.
FADD	Add TOS to NOS. Result to NOS. Pop Stack.	CHSF	Change sign of floating point operand on TOS.
FSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.	PTOS	Push 16-bit fixed point operand on TOS to NOS (Copy)
FMUL	Multiply NOS by TOS. Result to NOS. Pop Stack.	PTOD	Push 32-bit fixed point operand on TOS to NOS. (Copy)
FDIV	Divide NOS by TOS. Result to NOS. Pop Stack.	PTOF	Push floating point operand on TOS to NOS. (Copy)
DERIVED FLOATING POINT FUNCTIONS		POPS	Pop 16-bit fixed point operand from TOS. NOS becomes TOS.
SORT	Square Root of TOS. Result in TOS.	POPD	Pop 32-bit fixed point operand from TOS. NOS becomes TOS.
SIN	Sine of TOS. Result in TOS	POPF	Pop floating point operand from TOS. NOS becomes TOS.
COS	Cosine of TOS. Result in TOS.	XCHS	Exchange 16-bit fixed point operands TOS and NOS.
TAN	Tangent of TOS. Result in TOS.	XCHD	Exchange 32-bit fixed point operands TOS and NOS.
ASIN	Inverse Sine of TOS. Result in TOS.	XCHF	Exchange floating point operands TOS and NOS.
ACOS	Inverse Cosine of TOS. Result in TOS.	PUPI	Push floating point constant " π " onto TOS. Previous TOS becomes NOS.
ATAN	Inverse Tangent of TOS. Result in TOS.		

NOTE: TOS means Top of Stack. NOS means Next on Stack.
 POP means remove from stack and rotate stack.
 PUSH means deposit on stack and rotate stack.


TABLE 5. ISB-3600 DC Characteristics

PARAMETER	LIMITS
Power V_{CC}	+5V $\pm 5\%$
Power V_{DD}	+12V $\pm 5\%$
BUS Input Loading	1 LS Load max.
BUS Output Drive	60 LS* Loads max.
BUS Tri-State Leakage	1 LS* Load max.

*Low-power Schottky




READ



WRITE

FIGURE 3. ISB-3600 Timing Diagrams



NOTE 1. During a read cycle, the ISB-3600 will generate wait states. The **WAITRQ** pulse width will be approximately the value shown below:

CYCLE

Read DATA Z80	3.05 μ s max.
Read Status Z80	1.76 μ s max.
Write 8085	370ns max. with a 3 MHz clock for CPU
Read Data 8085	3.05 μ s max.
Read Status 8085	1.76 μ s max

NOTE 2. The negative edge of **MCSYNC (8085)** and **STATUS 1 (Z80)** is used to determine priority when vectored interrupts are used. The earlier these lines go low, the longer the priority chain time out can be. Therefore, you can have more boards involved in the priority chain. For example, if every card delayed, the priority chain by 20ns max. (one gate delay) you could put 6 cards in the priority chain with **STATUS 1** or **MCSYNC** going low 100ns before **INTAK**.

FIGURE 3. ISB-3600 Timing Diagram (Continued)

EUROPEAN SALES OFFICES

England

Intersil Datel (UK) Ltd.
9th Floor
Snamprogetti House
Basing View
Basingstoke RG21 2YS
Hampshire, England
Tel: 0256-57361
TLX: 858041 INTRSL G

France

Intersil, Inc.
Liaison Office
217, Bureaux de la Colline de St. Cloud
Batiment D
92213 Saint-Cloud Cedex, France
Tel: (1) 602.58.98
TLX: DATELEM 204280F

West Germany

Intersil GmbH
8000 Munchen 2
Bavariaring 8
West Germany
Tel: 89/539271
TLX: 5215736 INSL D

INTERSIL

Systems Division
1275 Hammerwood Ave., Sunnyvale, CA 94086 (408) 743-4442 TWX: 910-339-9369

Intersil cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an Intersil product. No other circuit patent licenses are implied. Intersil reserves the right to change the circuitry and specifications without notice at any time.